



Model Based Design and Auto Coding of an FPGA Based Satellite Control System

Jorden Luke





What is Model Based Design?



NATIONAL INSTRUMENTS
LabVIEW
Graphical System Design Platform



Model-Based Design



Traditional design process

1. An expert creates a high level computer simulation: Control system, commutation, etc.
2. Engage with a firmware developer/expert to code model to FPGA hardware.
3. Lots of back and forth between these two experts.



Model Direct Implementation



Model Based Auto coding

1. Expert creates a model.
2. Expert generates FPGA code from model.
3. Expert deploys code to hardware.
4. Expert confirms that model is working properly on hardware.


Why FPGA for Small Sats?

- ∞ Ease of Parallel and real time processing.
- ∞ Low power.
- ∞ Radiation Tolerance.
- ∞ Advanced Computational Capabilities.




Simulink/HDL Coder

- ∞ Simulink
 - ∞ Block level design
 - ∞ Arithmetic functions (filters, FFT's)
- ∞ State flow
 - ∞ Logic flow (if then else)
 - ∞ State Machines
- ∞ HDL Encoder
 - ∞ Auto codes both to HDL




HDL Coder Blocks




Where we are using this process

ADCS




Ion Drift Meter




Ion Drift Meter Hardware


- ❧ FPGA Microsemi Igloo
 - ❧ Control Instrument
 - ❧ Packetizes Data
- ❧ Ion Drift Meter
 - ❧ Designed to measure currents down to femto amps



The Drift Meter Simulink Model




The Drift Meter Simulink Model




Inside Look at the DDC FSM


DDC Chart



State Flow Diagram



Generated Code Vs Model



DDC_FSM

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
```


```
ENTITY DDC_FSM IS
PORT( clk
      reset
      DATA_IN
      DATA_VAILD_L
      DDC_side
      start
      bits
      CONV_DONE
      DCLK
      CONV_Out
      CONV_CNT
      );
END DDC_FSM;
```

```
ARCHITECTURE rtl OF DDC_FSM IS
```


```
: IN    std_logic;
: IN    std_logic;
: IN    std_logic;
: IN    std_logic;
: IN    std_logic;
: IN    std_logic;
: OUT   std_logic_vector(79 DOWNT0 0); -- ufix80
: OUT   std_logic;
: OUT   std_logic;
: OUT   std_logic_vector(7 DOWNT0 0); -- uint8
: OUT   std_logic_vector(31 DOWNT0 0) -- uint32
```

Outputs From Scopes


Simulink Scope



Bit Scope



Synthesized Model




Results


- ⌘ We were able to use Simulink and HDL coder to talk to low level hardware.
- ⌘ We were able to use Simulink to quickly generate HDL code to packetize our data.

ADCS

- Full simulation of Attitude Determination and Control System
- Full orbit simulation of ADCS
- Hardware in the loop



ADCS Model



Conclusions

- ∞ A really good option for faster development
- ∞ Produces well optimized HDL Code
- ∞ Self Documenting

Questions?

