



UNIVERSITY OF CALIFORNIA, IRVINE AOYAMA GAKUIN UNIVERSITY, TOKYO





Mission: Launch UCISAT-1 into LEO to capture Earth images with CMOS payload

Int'l Collaborator: Aoyama Gakuin University



UCI Satellite (UCISAT)



Subsystems:

- *Attitude Control (ADCS)
- Communications
- C&DH
- Payload (CMOS)
- Power
- Structures

Specs:

- 1200 baud, 437.405 MHz downlink
- 1/2 wavelength dipole antenna
- 350g Aluminum structure (6061/7075)
- 5 triple-junction Emcore solar cells
- 2 3.7 V Li-Ion batteries
- Low-power magnetic torquer panels
- Thermistors for thermal monitoring











UCI Satellite (UCISAT)



Status:

- On-board communications manufactured & tested
- Ground station assembled and operational
- CMOS capturing and storing images
- Power PCB layout on next rev
- ADCS and C&DH hardware undergoing simulations/testing before design is finalized

Launch:

Seeking launch aboard Dnepr III in late 2008









UCISAT-1 Failure Recovery System Presented by Juan Osuna







- » MURPHY'S LAW: "WHATEVER CAN GO WRONG, WILL GO WRONG"
- » SOFTWARE HAS NOT EVOLVED TO DEAL WITH OUR WORLD: COMPUTERS CRASH, SERVERS GO DOWN, DATA IS LOST...THAT IS REALITY.
- » RECOVERY DESIGN SPACE: AVAILABILITY = MTTF / (MTTF + MTTR) DECREASING MTTR INCREASES SYSTEM AVAILABILITY
- » BUILDING SYSTEMS THAT RECOVER EFFECTIVELY FROM FAILURES MAY BE MORE VIABLE THAN AIMING FOR SYSTEMS THAT NEVER FAIL.
- » RECOVERY IS NOT IMMUNE TO FAILURES EITHER! Henry Samueli School of Engineering



» DIAGNOSTICS

- » DIAGNOSTICS WILL CHECK FOR FUNCTIONALITY OF SUBSYSTEMS (SENSORS, POWER SUBSYSTEM, CAMERA ETC)
- » CRASH RECOVERY AND FIRMWARE CRASH DETECTION
 - » WATCHDOG TIMER RESETS UC IN CASE OF A FIRMWARE LOCK UP
 - » SOFTWARE CRASH INCIDENCE STATISTICS KEPT IN MICROCONTROLLER'S INTERNAL EEPROM
- » ON-ORBIT FIRMWARE UPDATES
 - » SATELLITE CAPABLE OF RECEIVING FIRMWARE UPDATES
 - » FIRMWARE UPDATE STORED TEMPORSAR IS YOIN FENGINGERING FXTER NAL MEMORY



ON-ORBIT FIRMWARE UPDATES









» STATUS

- » SUCCESSFULLY ABLE TO UPDATE MICROCONTROLLER FIRMWARE VIA SERIAL PORT
- » NEW FIRMWARE LOADED USING X-MODEM PROTOCOL (TEMPORARY IMPLEMENTATION FOR TESTING PURPOSES ONLY)

» TESTING PERFORMED

» SIMULATED POWER FAILURES/GLITCHES DURING FIRMWARE DOWNLOAD INTO MICROCONTROLLER'S INTERNAL FLASH

» WORK TO BE DONE

- » FIRMWARE SIGNATURE/CHECKSUM VERIFICATION
- » IMPLEMENT IMMUNITY TO POWER FAILURES/GLITCHES AND COMMUNICATION DISRUPTIONS DURING FIRMWARE UPLOAD INTO EXTERNAL EEPROM
- » IMPLEMENT 2ND LINE OF DEFENSE





UCISAT-1 Development Using Programmable Logic Devices Presented by Tom Wypych









OVERVIEW

- » PROGRAMMABLE LOGIC DEVICES ARE DISCRETE COMPONENTS WHICH CONTAIN A COLLECTION OF GATE ELEMENTS
- » GATE ELEMENTS ARE ARRANGED ALONG NETWORK GRID LINES, AND CAN BE DYNAMICALLY CONNECTED TO CREATE A USER-SPECIFIED CIRCUIT SYSTEM UPON STARTUP AT THE TIME OF DEVICE START UP
- » CIRCUIT CONNECTION MAP IS STORED, LOADED, AND RUN BY WAY OF A SYSTEM-PROGRAMMED FIRMWARE

APPLICATION

- » COMPLEXITY OF THE LOGIC DESIGN IS LIMITED ONLY BY THE ABILITIES OF THE PROGRAMMER
- » FOR NEARLY EVERY DESIGN THERE EXISTS A DEVICE WELL SUITED TO PERFORM THE INTENDED TASKS
- » THE MOST HELPFUL DESIGN USING PLD CAPABILITIES IS THE ASYNCHRONOUS PARALLEL EVENT PROCESSOR



PLDS CAN BE USED FOR THREE CATEGORIES OF TASKS:

- *1. EASE OF DEVELOPMENT:* A SINGLE PLD CAN BE SUBSTITUTED FOR MANY INDIVIDUAL HARDWIRED LOGIC COMPONENTS. FEWER SYSTEM COMPONENTS MEANS A SIMPLER HARDWARE DESIGN.
- 2. HIGH SPEED CO-PROCESSING: A PLD CAN BE USED TO TO INTERFACE WITH SIMPLER MICROCONTROLLERS TO PERFORM INTENSIVE AND REPETITIVE DSP TASKS. THIS PROVIDES AN EFFICIENT USE OF RESOURCES IN RESTRICTIVE OPERATING ENVIRONMENTS (SUCH AS A CUBESAT)
- *3. CUSTOM END-TO-END DEVICE SOLUTIONS:* PLDS CAN BE USED TO CREATE CUSTOM HARDWARE DEVICES WITH A MINIMUM USAGE OF MICROCONTROLLER RESOURCES AND A MINIMUM OF SYSTEM COMPONENTS

... OR ALL THREE SIMULTANEOUSLY!





PLD CODING

ENTIRE FIRMWARE CAN BE SYNTHESIZED FROM LOGIC DIAGRAMS





PLD CODING



- » SYMBOLIC CODING IS EASY FOR BEGINNERS, THERE ARE LIMITS TO COMPLEXITY FROM HUMAN ERROR
- » VHDL OR VERILOG CAN BE USED TO TAP THE ABILITIES OF A MODERN PROGRAMMING LANGUAGE (FUNCTION CALLS, ELEMENT REUSABILITY, SHARED STATE VARIABLES, ITERATIVE PROCEDURES)

OUTPUT WIRE [7:0] C, INPUT WIRE [7:0] B, INPUT WIRE [7:0] A, INPUT WIRE CLOCK

ALWAYS @(POSEDGE CLOCK) BEGIN C = A + B; END



PLD CASE EXAMPLES



- » CONVENTIONAL DESIGN TECHNIQUES REQUIRES MANY DEVICES STATICALLY CONFIGURED AT THE TIME OF BOARD AND BACK PLANE DESIGN
- » THIS PROCESS LIMITS FLEXIBILITY FROM A COMPLETED DESIGN, AND CAN STRESS THE LIMITED RESOURCES OF A SMALL SAT ENVIRONMENT







CASE EXAMPLE: BACK PLANE

- » MANY CUBESAT DESIGNS EMPLOY COMMUNICATIONS BETWEEN MULTIPLE DESIGN SUBSYSTEMS. USING AN INTERFACING BACK PLANE CAN ALLOW FOR SYSTEM-TO-SYSTEM COMMUNICATIONS
- » CONVENTIONAL BACK PLANES REQUIRE EXTENSIVE ARBITRATION PROTOCOLS OR DEVICE INTERFACES HARDWIRED INTO THE BACK PLANE BOARD
- » USING A PROGRAMMABLE LOGIC DEVICE NEW DATA INTERFACES CAN BE DYNAMICALLY CREATED DURING DEVELOPMENT UPDATES
- » DYNAMIC INTERFACE RECONFIGURATION ALLOWS FOR ERRORS IN HARDWARE DESIGN TO BE CORRECTED IN SOFTWARE





CASE EXAMPLE: SOFTMODEM

- » PROGRAMMABLE LOGIC DEVICES CAN BE USED TO IMPLEMENT THE DESIGN OF HIGH BANDWIDTH DEVICES OTHER WISE INFEASIBLE TO IMPLEMENT WITH CONVENTIONAL PROCESSORS BECAUSE OF RESOURCE LIMITATIONS.
- » A SOFTMODEM IS JUST SUCH AN EXAMPLE; MODEM DEVICES REQUIRE CONSTANT AND INTENSIVE PROCESSING ATTENTION INFEASIBLE WITH A SIMPLE MICRO CONTROLLER
- » USING A PLD TYPE DEVICE, THE ENTIRE MODEM CAN BE IMPLEMENTED USING NOTHING MORE THAN THE PLD AND SOME ANALOG CONVERSION HARDWARE



PLD CASE EXAMPLES



- NEW CPLD BASED DESIGN REQUIRES NO KNOWLEDGE OF INTERFACING PROTOCOLS OR MODES OF OPERATION AT THE TIME OF HARDWARE DESIGN
- » HARDWARE COMPONENTS ARE CONSOLIDATED AND SYNTHESIZED WITHIN THE CPLD (AND GENERALLY PERFORM BETTER THAN THEIR DISCRETE COUNTERPARTS)
- » THE ENTIRE MODE OF OPERATION OF THE CPLD CAN BE REPROGRAMMED DYNAMICALLY IN SECONDS





WHAT DOES IT TAKE TO USE A PROGRAMMABLE LOGIC DEVICE?

- » MANY OFFERINGS ARE AVAILABLE IN THE FORM OF PLDS, CPLDS, AND FPGAS FROM XILINX AND ALTERA
- » DEVICES CAN BE PROGRAMMED GRAPHICALLY OR USING HIGHER LEVEL CODE (VERILOG OR VHDL)
- » FROM A HARDWARE PERSPECTIVE, MOST SMALL DEVICES ARE SINGLE CHIP SOLUTIONS, MINIMALLY REQUIRING ONLY POWER AND DATA LINES TO YOUR OTHER DEVICES TO OPERATE
- » OPTIONALLY, INTERFACES CAN BE ADDED TO PROGRAM THE DEVICE ON THE BENCH, OR IN-ORBIT AS A SLAVE DEVICE TO A MICROCONTROLLER (LIKE JUAN'S FIRMWARE UPDATES EXAMPLE)

REFERENCES / ACKNOWLEDGEMENTS

REFERENC

ES

The Berkeley/Stanford Recovery-Oriented Computing Project http://roc.cs.berkeley.edu/

Procyon AVRIib C-Language Function Library for Atmel AVR Processors Written by Pascal Stang http://hubbard.engr.scu.edu/embedded/au/arriib/

Open Cores http://www.opencores.org

ACKNOWLEDGEME NTS ADVISORS: PROFESSORS BENJAMIN VILLAC, DEREK DUNN-RANKIN, AND A.K. HAYASHI Henry Samueli Schoo





UNIVERSITY OF CALIFORNIA, IRVINE AOYAMA GAKUIN UNIVERSITY, TOKYO

QUESTIONS?